Regviz

Espressif Systems /ESP32-C6 /I2C0 /CTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C6/I2C0/CTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SDA_FORCE_OUT)SDA_FORCE_OUT 0 (SCL_FORCE_OUT)SCL_FORCE_OUT 0 (SAMPLE_SCL_LEVEL)SAMPLE_SCL_LEVEL 0 (RX_FULL_ACK_LEVEL)RX_FULL_ACK_LEVEL 0 (MS_MODE)MS_MODE 0 (TRANS_START)TRANS_START 0 (TX_LSB_FIRST)TX_LSB_FIRST 0 (RX_LSB_FIRST)RX_LSB_FIRST 0 (CLK_EN)CLK_EN 0 (ARBITRATION_EN)ARBITRATION_EN 0 (FSM_RST)FSM_RST 0 (CONF_UPGATE)CONF_UPGATE 0 (SLV_TX_AUTO_START_EN)SLV_TX_AUTO_START_EN 0 (ADDR_10BIT_RW_CHECK_EN)ADDR_10BIT_RW_CHECK_EN 0 (ADDR_BROADCASTING_EN)ADDR_BROADCASTING_EN

Description

Transmission setting

Fields

SDA_FORCE_OUT

1: direct output, 0: open drain output.
SCL_FORCE_OUT

1: direct output, 0: open drain output.
SAMPLE_SCL_LEVEL

This register is used to select the sample mode. 1: sample SDA data on the SCL low level. 0: sample SDA data on the SCL high level.
RX_FULL_ACK_LEVEL

This register is used to configure the ACK value that need to sent by master when the rx_fifo_cnt has reached the threshold.
MS_MODE

Set this bit to configure the module as an I2C Master. Clear this bit to configure the module as an I2C Slave.
TRANS_START

Set this bit to start sending the data in txfifo.
TX_LSB_FIRST

This bit is used to control the sending mode for data needing to be sent. 1: send data from the least significant bit, 0: send data from the most significant bit.
RX_LSB_FIRST

This bit is used to control the storage mode for received data. 1: receive data from the least significant bit, 0: receive data from the most significant bit.
CLK_EN

Reserved
ARBITRATION_EN

This is the enable bit for arbitration_lost.
FSM_RST

This register is used to reset the scl FMS.
CONF_UPGATE

synchronization bit
SLV_TX_AUTO_START_EN

This is the enable bit for slave to send data automatically
ADDR_10BIT_RW_CHECK_EN

This is the enable bit to check if the r/w bit of 10bit addressing consists with I2C protocol
ADDR_BROADCASTING_EN

This is the enable bit to support the 7bit general call function.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd